

Keystone 13.3" Schematics

Skylake-U / Kabylake-U

2016-11-22

REV : A00

DY : None Installed

WWAN: WWAN only Installed

NON WWAN: NON WWAN Installed

DS3: Support DS3 Installed

NON DS3: NON DS3 only Installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Keystone 13.3"

Rev


X00

Date: Wednesday, November 23, 2016

Sheet 1 of 106

Project code: 4PD0AW010001 (KBL)
Project code: 4PD0BH010001 (SKL)
PCB P/N: 16824
Revision: A00

Keystone 13.3" Block Diagram



CHARGER		44
BQ24786RUYR		
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC		45
RT6575DGGW		
INPUTS	OUTPUTS	
	PWR 5V	
	5V_S5	
	5V_AUX_S5	
DCBATOUT		
CPU Core Power		46-50
NCP81218MNTXG		
NCP81381MNTXG		
NCP81381MNTXG		
NCP81253MNTBG		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+VCCSA	
DDR4		51
RT8231AGQW		
INPUTS	OUTPUTS	
DCBATOUT	1D2V_S3	
	0D6V_S0	
CPU DCDC-V1D00A		52
AOZ2261QI-10		
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D8V		54
RT9025-25ZSP-2-GP		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
LDO-V2D5V		54
RT9025-25ZSP-2-GP		
INPUTS	OUTPUTS	
3D3V_S5	2D5V_S3	
5V/3V S0		40
G5016KD1U		
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
VCCSTG		40
APE8939GN3-GP		
INPUTS	OUTPUTS	
1D0V_S5	+VCCSTG	
VCCST		40
APE8939GN3-GP		
INPUTS	OUTPUTS	
1D0V_S5	+V1_00U_CPU	
SYSTEM DC/DC		45
RT6575DGGW		
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5	
	3D3V_S5	
	PWR 3D3V	

<Core Design>


Main Func = CPU

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number


Keystone 13.3"

Date: Wednesday, November 23, 2016

Rev

X00

Sheet 3 of 106



DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DS# and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT




4.17 SKL U and SKL Y System Memory ODT Signal Connectivity Details

Table 4-41. ODT Signals Connectivity table

Processor	Memory Type	Side	Signal	Rule	Notes
SKL-Y	LPDDR3 Memory Down	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,2
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	1,2
SKL-U	LPDDR3 Memory Down	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,2
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	1,2
DDR3L Memory Down	Processors	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	3,4
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	3,4
DDR3L SO-DIMM	Processors	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,3
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	1,3
DDR3L Memory Down	Processors	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	3,4
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	3,4
DDR4 Memory Down	Processors	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,3
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	1,3
DDR4 SO-DIMM	Processors	Processors	DDRO_ODT[0]	Processor's ODT[0] connected to DIMM's ODT. Topology connection	1,3
			DDRO_ODT[1]	Processor's ODT[1] connected to DIMM's ODT. Topology connection	1,3


Notes:

- For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files (VREF - SKL-U LPDDR3, VREF - SKL-Y LPDDR3).
- DDR3L ODT input is high-impedance (Active) RTT_NOM is defined by BIOS as high-Z in both ranks, when a Rank receives write command it enables RTT_NOM (set by BIOS after power training). Otherwise ODT sets RTT_NOM (high-Z).
- These guidelines are related to DDR3L supported Memory down topologies only. 2R x16 DDP single side, 2R x16 DDP dual sided and 2R x8 dual sided.




Layout Note:

Design Guideline:
SM_RCOMP keep routing length less than 500 mils.







(#543016) eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω $\pm 1\%$	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC

SIO_EXT_SM# PU move to RN2013
20160628(DVT1)

Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 $\pm 1\%$ Ω resistor.


Main Func = CPU

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Keystone 13.3"

Date: Wednesday, November 23, 2016

Rev
X00


Sheet 9 of 106

(#543016 PDG)

20140814 DAVID

U-line 23e 28W
IccMax current-10ms max = 34 A


22U 0603 x 35(5 DY)



SLICED GT

```
U-line 23e 28W
IccMax current-10ms max[A] = 67 A
```

22U 0603 x35 (5 DY)



VCCSA

22U 0603 x13 (4 DY)




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (04-5Mo ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5Mo ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	1x 220uF (04-5Mo ESR)	Placed at primary side near to VR output
VCCGT to Power Plane at VR output	1x 220uF (04-5Mo ESR)	Placed at primary side near to VR output Additional components needed when supporting 23e
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output Only needed when supporting 23e
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)



Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603 7x 10uF 0402 15x 1uF 0201		Place on secondary side, underneath the package
		8x 47uF 0805 (6.3V)	Place as close to the package as possible
		8x 10uF 0402	
VCCGT	10x 10uF 0402 12x 1uF 0201		Place on secondary side, underneath the package
		3x 47uF 0805 (6.3V)	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package Only needed when supporting 23e
		8x 22uF 0603	Only needed when supporting 23e
VCCSA	7x 10uF 0402 7x 1uF 0201		Place on secondary side, underneath the package
		6x 10uF 0402	Place as close to the package as possible
VCCIO	2x 10uF 0402 4x 1uF 0201		Place on secondary side, underneath the package
		4x 1uF 0402	Place as close to the package as possible
VDDQ	2x 10uF 0402 4x 1uF 0201		Place on secondary side, underneath the package
		4x 10uF 0402	Place as close to the package as possible
VDDQc	1x 1uF 0201		Place on secondary side, underneath the package
VCCPL		1x 1uF 0402	Place as close to the package as possible
VCCST		1x 1uF 0402	Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)


Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCCEPIO10	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402 6x 1uF 0201		Place on secondary side, underneath the package

Main Func = CPU



PCH DERIVED RAILS



UNSLICED GT




VCCIO



Layout Note:

1uF:
C1174 near N15
C1180 near K15
C1173 near AF20
C1172 near N18
C1175 near AB19
22uF :
C1182 C1184 near N15
10uF:
C1176 near N15







<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (Power CAP2)**

Size: A3	Document Number: Keystone 13.3"	Rev: X00
Date: Wednesday, November 23, 2016	Sheet: 11	of: 106



Vinafix.com

(Blanking)



Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
(Reserved)_SODIMM _SODIMM4		
Size	Document Number	Rev
A4	Keystone 13.3"	X00
Date: Wednesday, November 23, 2016		Sheet 14 of 106

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V


#543016:
220 nF nominal capacitors are recommended for Gen 3.
100 nF nominal capacitors are recommended for Gen 2.

#545659: The xHCI controller supports USB Debug port on all USB3.0 capable ports.

LAN
WLAN
HDD1
WWAN

Layout Note:

- Trace Width: 4 mils min (breakout) 12-15 mils (trace)
- Route must maintain low DC resistance routing (<0.1 ohm).
- Isolation spacing: At least 12 mils to any adjacent high speed I/O.



20160317
Port mapping for KS13

PCIe Table

Port	Device	Share BUS
1	N/A	USB3.0_5
2	N/A	USB3.0_6
3	N/A	
4	N/A	
5	LAN	
6	WLAN	
7	HDD	SATA0
8	WWAN	

USB 2.0 Table

Port	Device
0	USB3.0 Port1 (Debug Port)
1	USB3.0 Port2
2	USB3.0 Port3
3	WWAN
4	CAMERA
5	Card Reader
6	WLAN (BT)
7	Touch Panel

USB 3.0 Table

Pair	Device
1	USB3.0 Port1
2	WWAN
3	USB3.0 Port2
4	USB3.0 Port3

#543016: Unused SATA0P10/GPP_E1210 pin must be terminated to either 1.3 V rail or GND using 8.2 kΩ to 10 kΩ on the motherboard. Do not use both pull-up and pull-down. Either pull-up or pull-down is acceptable.

Follow SKL PDG design guide

Table 24-2. PCI Express* Port Feature Details


SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00

Table 24-3. PCI Express* Link Configurations Supported

SKL	PCIe Link Config	PCI Express* Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port4		Port5		Port7		Port8	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
Y	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3		Port4		Port5		Port7		Port8	
	4x1	Port1		Port2		Port3		Port4		Port5		Port6	
	1x2									Port9			
	2x1									Port9 Port10			

#545659 (REV_PCH_X_R0G Rev0.7)

Figure 3-1. HSIO Muxing on SKL PCH-LP (U Series)



©Core Design

DELL Wistron Corporation
21F, 8B, 8C, 1, Hsin-Fu Rd, Hsin-Fu, Taiwan, R.O.C.

Doc ID: A1 Document Number
CPU (PCIe/SATA/USB)
Keystone 13.3" X100
Rev: September, November 20, 2012 Rev: 1.0 100

Main Func = PCH



PCH strap pin:

eSPI or LPC	Sampled at rising edge of RSMRST#
SMBALERT#/ GPP_CS	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC.


This signal has a weak internal pull-down.

PCH strap pin:






BOOT HALT	0 = ENABLED 1 = DISABLED WEAK INTERNAL PU
SPI0_MOSI	This signal has a weak internal pull-up.



RCIN#:
Frequency to Avoid: 33 Mhz



WWAN
WLAN
LAN




Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.



PCH strap pin:



Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default ★ High = Enable

The internal pull-down is disabled after PLTRST# deasserts


PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts




Main Func = PCH



PCH strap pin:

No Reboot	Sampled at rising edge of PCH_PWROK
0 = Disable "No Reboot" mode	
1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.	

The signal has a weak internal pull-down.



For debug USB/UART:


Intel has removed EHCI controller from BDW and proposed to use UART interface for Win7 debug.

remove R2012(DY) and R2011(DY).
20160606

(PDG#543016) If the UART/GPIO functionality is also not used, the signals can be left as no-connect.

(PDG#543016) Ensure that all I2C interface on-board terminations are pulled up to the same voltage rail as the device/end point.

Vinafix.com




C2113 remove DY, 20160202

<Core Design>

Main Func = PCH

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size
A4

Document Number


Keystone 13.3"

Rev
X00

Date: Wednesday, November 23, 2016

Sheet 22 of 106


Main Func = PCH




Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	Corner A71
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

Main Func = SPI Flash



Main Func = RTC



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**

Size: A3 Document Number: **Keystone 13.3"** Rev: **X00**

Date: Wednesday, November 23, 2016 Sheet 25 of 106

Audio Codec Chip (ALC3246)



Core Design

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **Audio Codec ALC3234**
Size: A2 Document Number: **Keystone 13.3"** Rev: X00
Date: Wednesday, November 23, 2016 Sheet: 27 of 138

Vinafix.com




Main Func = Audio

Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power


Speaker



CONN Pin	Net name
Pin1	SPK_L+
Pin2	SPK_L-
Pin3	SPK_R+
Pin4	SPK_R-


Universal Jack (Moved to I/O Board)

modify 20160621(DVT1)



Layout Note:

Width>40mil, to improve Headphone Crosstalk noise
Change it to sharp will be better.
Add 2 vias (>0.5A) when trace layer change.



Main Func = Audio

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4

Document Number

Keystone 13.3"

Rev


X00

Date: Wednesday, November 23, 2016








Sheet 30 of 106

SSID = LAN


Layout:
* Place C3121 to C3124 close to each VDD10 pin--3, 8, 22, 30



Layout:
* Place C3107 and C3108 close to each VDD33 pin-- 11, 32



RTL8111HSD-COT
071.8111H.M001
SWR mode
10/100/1000M





Main Func = Card Reader

modify DY->mount
20160621(DVT1)

remove co-lay R3304 R3305
20161117(X1)

modify EL3301
part number
for common part
20160620



<Core Design>



Title

Card Reader-RTS5144

Size

Document Number

Keystone 13.3"





Date: _____

Wednesday, November 23, 2016


Sheet 33 of 106

Rev

Main Func = USB3.0 Port1






Main Func = USB3.0 Port1






Main Func = USB3.0 Port1

USB3.0 Port2



USB3.0 Port1



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		USB30	
Size	Document Number	Rev	
A3	Keystone 13.3"	X00	
Date:	Wednesday, November 23, 2016	Sheet	37 of 106

Vinafix.com



-Core Design-		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserved)		
Size A2	Document Number Keystone 13.3"	Rev X00
Date: Wednesday, November 23, 2016 Sheet 36 of 106		


Main Func = USB3.0 Port1

Vinafix.com




Main Func = Power Plane & Sequence

Vinafix.com



Reserve by NON DS3 function 20150413



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Connected_Standby(1/2)+DS3		
Size	Document Number	Rev
A4	Keystone 13.3"	X00
Date:	Wednesday, November 23, 2016	Sheet 41 of 106

Main Func = DIMM1
Main Func = DIMM2

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected_Standby(2/2)

Size

A3

Document Number

Keystone 13.3"

Date

Wednesday, November 23, 2016

Rev

X00


Sheet

42


 of

106





```
Main Func = CPU_CORE
```



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NCP81382MN_CPU_VCORE(2/3)

Size
A3

Document Number	16
-----------------	----

ment Number
Keystone 13.3"


3v


X00

Date: Wednesday, November 23, 2016

Sheet 47 of 106

Main Func = VCCGT



 Wistron Corporation 21F, 5F, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title NCP81210MN_CPU_VCCGTUS	
Size A2	Document Number Keystone 13.3"
Date: Wednesday, November 23, 2016	Sheet 49 of 106 Rev X00


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Size A2	Document Number Keystone 13.3"	Rev X00
------------	--	------------

[illegible]

Main Func = CPU_CORE

Vinafix.com





Cyntec 6.8 x 7.3 x 3.0
DCR: 9~10mOhm
Idc : 11A , Isat : 22A

$$\begin{aligned} V_o &= 0.8 \times (1 + R_1/R_2) \\ &= 0.8 \times (1 + 2.55/10) \\ &= 1.004V \end{aligned}$$


(Reserved)


Keystone 13.3"

Sheet 52 of 106


Vinafix.com




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	Keystone 13.3"		X00
Date:	Wednesday, November 23, 2016		Sheet 53 of 106



RT9025 for 2D5V



RT9025 for 1D8V



Title			
LCD&CAM&DMC&Touch			
Size A2	Document Number		Rev
	Keystone 13.3"		X01
Date:	Wednesday, November 23, 2016	Sheet 55 of	106




Vinafix.com




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT			
Size A2	Document Number Keystone 13.3"		Rev X00
Date: Wednesday, November 23, 2016		Sheet 66	of 106


Main Func = HDMI




remove R5709, F5701 (5V_HDMI_S0)
20160627(DVT1)




modify 20160921(DVT2)
R5714-R5717 rename ER5714-ER5717



modify
20160627(DVT1)



EMI Request:



Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A3	Keystone 13.3"				X00
Date: Wednesday, November 23, 2016			Sheet	58	of 106

Vinafix.com

(Blanking)





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			(Reserved)		
Size	Document Number				Rev
A3	Keystone 13.3"				X00
Date: Wednesday, November 23, 2016			Sheet	59	of 106

Main Func = HDD




Main Func = ODD

Main Func = WLAN



NGFF(WWAN/SSD)



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type
0	GND	GND	GND	GND	SSD – SATA
1	GND	NC	GND	GND	SSD - PCIe
8	NC	GND	GND	GND	WWAN
14	NC	GND	NC	NC	HCA - PCIe
15	NC	NC	NC	NC	No Module Present

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

NGFF-WWAN/SSD

Size

Document Number


A3	Keystone 13.3"
----	-----------------------

Date: Wednesday, November 23, 2016



Sheet 62 of 106

Data


SSID =WIRELESS



PIN	062.10008.0031 Micro SIM PinDefine
1	VCC
2	RST
3	CLK
5	GND
6	VPP
7	I/O
8	GND
9	GND
10	SIM Card Detect
11	GND
12	GND



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

uSIM

Size

Document Number

Rev

Keystone 13.3"


X00

Date: Wednesday, November 23, 2016


Sheet 63 of 106

Main Func = Power BTN

Power LED LOW active from KBC GPIO




POWER BUTTON




Main Func = Battery LED


Battery LED2 (WHITE_LED) Low active from KBC GPIO



Battery LED1 (AMBER_LED) Low active from KBC GPIO



Main Func = HDD LED





<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

LED Board&Power Button
Size A2 Document Number
Keystone 13.3" Rev X00
Date: Wednesday, November 23, 2016 Sheet 64 of 106

Internal KeyBoard Connector



Support PTP

PS2

I2C

SMBUS

Need to check with SW.


TP_VDD Discharge Circuit

Precision Touch Pad Connector

Pin number	Pin name
8	VDD
7	DAT(I2C)
6	CLK(I2C)
5	GND
4	ATTN
3	GPIO
2	DAT(PS2)
1	CLK(PS2)

Main Func = IO Connector

I/O Board Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A4

Document Number
Keystone 13.3"

Rev
X00


Date
Wednesday, November 23, 2016

Sheet
66

of
106

GPIO Expander

PLACE CLOSED TO PIN



All I/O Signals are 3.3V CMOS Level



IT8010/IT8011/IT8012 difference

DEVICE	PIN8	PIN18
IT8010	NC	VSTBY33
IT8011	NC	VSTBY18
IT8012	VCOREI	VSTBY33

I2C SAD*Read/Write patterns





Command SAD[7:4] , A[2] , A[1] , A[0] , R/W= SAD*R/W

Read	0100	0	0	0	0	1	01000001 (41b)
Write	0100	0	0	0	0	0	01000000 (40h)
Read	0100	0	0	1	1	0	01000011 (43h)
Write	0100	0	0	1	0	0	01000010 (42h)
Read	0100	1	1	1	1	0	01001111 (4Fh)
Write	0100	1	1	1	0	0	01001110 (4Eh)



(U6701 DVT2 use 071.23008.0003. BOM control)


I2C SLAVE ADDRESS 40h



<Core Design>

Main Func = Debug

Vinafix.com



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

Keystone 13.3"

Rev
X00

Date: Wednesday, November 23, 2016

Sheet 68 of 106

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Keystone 13.3"

Rev

X00

Date: Wednesday, November 23, 2016

Sheet 69

of

106

Sheet 70 of 106

Vinafix.com

(Blanking)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number

Keystone 13.3"

Rev

X00

Date: Wednesday, November 23, 2016

Sheet 71 of 106

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A3	Keystone 13.3"		X00
Date:	Wednesday, November 23, 2016		Sheet 72 of 106

(Blanking)



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Keystone 13.3"

Date: Wednesday, November 23, 2016

Rev
X00

Sheet 73 of 106

Reserved

(Blanking)



(Blanking)



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Keystone 13.3"		X00
Date:	Wednesday, November 23, 2016		Sheet 75 of 106

Vinafix.com



Vinafix.com



Vinafix.com



<Core Design>

Main Func = dGPU

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title				GPU(5/5)PWR/GND			
Size	Document Number	Keystone 13.3"				Rev	X00
Custom							
Date:	Wednesday, November 23, 2016		Sheet	80	of	106	

Main Func = dGPU

Vinafix.com



<Core Design>

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title			
GPU-VRAM1,2 (1/4)			
Size	Document Number		Rev
A3	Keystone 13.3"		X00
Date:	Wednesday, November 23, 2016		Sheet 81 of 106

Main Func = dGPU

Vinafix.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			GPU-VRAM3,4 (2/4)		
Size	Document Number				Rev
A3	Keystone 13.3"				X00
Date:	Wednesday, November 23, 2016		Sheet	82	of 106

Main Func = dGPU

Vinafix.com



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Keystone 13.3"		X00
Date:	Wednesday, November 23, 2016		Sheet 83 of 106

Main Func = dGPU

Vinafix.com



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
A3	Keystone 13.3"		X00
Date: Wednesday, November 23, 2016		Sheet	84 of 106

```
Main Func = dGFX_CORE
```

&ltCore Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title SPILLOVER

GPU CORE		
Size	Document Number	Rev

Size A2	Document Number Keystone 13.3"	Rev X00
------------	--	-------------------

(Blanking)



(Blanking)




<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Keystone 13.3"		Rev X00
Date: Wednesday, November 23, 2016		Sheet 88 of	106

for HS2 and HS3
 34.4SE26.101:orcad symbol
 34.4SE26.201:BOM main source
 34.4SE26.301:BOM second source


34.41Y19.001




34.49U26.001




34.4SE26.201



ZZ.00PAD.D11




ZZ.00PAD.V71




SSID = EMI

Mind the voltage rating of the caps.





















34.4YG18.201














ZZ.00PAD.J11

Del PAD9
20161123(X1)

ZZ.00PAD.JU1



SSID = RF



<Core Design>

DELL Wistron Corporation
 21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsueh,
 Taipei Hsien 221, Taiwan, R.O.C.

File
 Size
 Document Number
 Revision


UNUSE PARTS/EMI Capacitors
 Keystone 13.3"

Date: Wednesday, November 23, 2016 Sheet 89 of 106



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Keystone 13.3"	X00

Date: Wednesday, November 23, 2016	Sheet 90 of 106
------------------------------------	-----------------

SSID = TPM




(Blanking)



<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)Finger Print			
Size A4	Document Number Keystone 13.3"		Rev X00
Date: Wednesday, November 23, 2016		Sheet 92 of	106



(Blanking)

(Blanking)






(Blanking)

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size	Document Number	Rev
A3	Keystone 13.3"	X00

Date: Wednesday, November 23, 2016	Sheet 96 of 106
------------------------------------	-----------------


Vinafix.com

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size A3	Document Number Keystone 13.3"		Rev X00
Date: Wednesday, November 23, 2016		Sheet 97 of	106


Main Func = Firmware SW



add 0 ohm
20161122(X1)

Firmware SW

Default setting:pull LOW
DY for MP



modify 3D3V_S5 to 3D3V_S5_PCH
20161122(X1)



FSW1 change from 62.40018.691 to 62.40018.641
20160623(DVT1)

	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override


modify 20161122(X1)

modify 20161122(X1)

*Symbol same as
62.40018.401



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Firmware SW

Size

Document Number

Rev

A4

Keystone 13.3"

X00

Date:

Wednesday, November 23, 2016


Sheet

98

of

106

CLK Block Diagram



[illegible]

Vitalix.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	
Title																																																		

Change History

Size
A3

Document Number

Keystone 13.3"

Rev	X0
-----	----


Date: Wednesday, November 23, 2016


Sheet 101 of 106

For DDR4 power sequence




Red: Power Rail
Orange: Output from XMC






KBC SMBus Block Diagram




Thermal Block Diagram

Vinafix.com



Audio Block Diagram



Vinafix.com



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIP connector

Size
A

Document Number

Keystone 13.3"

Rev

X00

Date: Wednesday, November 23, 2016

Sheet 106 of 106